



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box. 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/745,020	12/20/2000	Christopher B. Wilkerson	884.370US1	8132		
75	90 03/23/2004	EXAMINER				
Schwegman, Lundberg, Woessner & Kluth, P.A.			INOA, MIDYS			
P.O. Box 2938 Minneapolis, MN 55402			ART UNIT	PAPER NUMBER		
			2188	~		
			DATE MAILED: 03/23/2004	• 5		

Please find below and/or attached an Office communication concerning this application or proceeding.

X

9						
-		Applicati	on No.	Applicant(s)		X
			20	WILKERSON, CHRIS	STOPHER	B.
	Office Action Summary	Examine		Art Unit		
		Midys Inc	oa	2188		
- Period fo	- The MAILING DATE of this communication a	appears on the	e cover sheet with th	e correspondence addre	ess	
A SHO THE N - Extens after S - If the - If NO - Failur Any re	DRTENED STATUTORY PERIOD FOR REIMAILING DATE OF THIS COMMUNICATION sions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory perion to reply within the set or extended period for reply will, by state the period by the Office later than three months after the maximum adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no ev reply within the stat iod will apply and w itute, cause the app	ent, however, may a reply b utory minimum of thirty (30) ill expire SIX (6) MONTHS (dication to become ABANDO	e timely filed days will be considered timely. rom the mailing date of this comn DNED (35 U.S.C. § 133).	nunication.	
Status						
2a)⊠ 3)□	Responsive to communication(s) filed on 12 This action is FINAL. 2b) T Since this application is in condition for allow closed in accordance with the practice under	his action is r wance except	ion-final. for formal matters,		ierits is	
Dispositio	on of Claims					
5) □ 6) ⊠ 7) □	Claim(s) <u>1-31</u> is/are pending in the application of the above claim(s) is/are without claim(s) is/are allowed. Claim(s) <u>1-31</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	Irawn from co				
Application	on Papers					
10)🛛 🛚	The specification is objected to by the Exam The drawing(s) filed on 20 December 2000 i Applicant may not request that any objection to t Replacement drawing sheet(s) including the corr The oath or declaration is objected to by the	s/are: a)□ a he drawing(s) l rection is requir	pe held in abeyance. ed if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR	1.121(d).	
Priority u	nder 35 U.S.C. § 119					
a)[Acknowledgment is made of a claim for foreignal All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bureee the attached detailed Office action for a I	ents have bee ents have bee riority docum eau (PCT Rul	en received. En received in Applic ents have been rece e 17.2(a)).	cation No eived in this National Sta	age	
Attachment((s)					
2) Notice 3) Inform	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 No(s)/Mail Date	08)	4) Interview Summ Paper No(s)/Ma 5) Notice of Inform 6) Other:		52)	

Application/Control Number: 09/745,020 Page 2

Art Unit: 2188

DETAILED ACTION

Drawings

1. Although applicant claims to have submitted a replacement sheet for Figures 7-8, no such replacement sheet was received. Please resubmit the corrections to the drawings.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 4-5, 12-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over "Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss" by James Dundas and Trevor Mudge (Dundas et al.) in view of Ukai et al. (5,983,324).

Regarding Claims 1, 12 and 29, Dundas et al. teaches a technique for improving data cache performance by pre-executing future instructions under a data cache miss ("run-ahead execution", Abstract). Since the pre-execution occurs under a cache miss, determination of a cache miss could be an indication of a "run-ahead execution". Dundas et al. does not teach setting a protection bit associated with the data that was pre-executed, thus protecting it from eviction prior to its use. Ukai et al. teaches a prefetch method which suppresses replacement of prefetched data (through means of protection settings) by other data before the prefetched data is used (Column 2, lines 47-67). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the prefetch method of Ukai et al. with the Pre-execution method of Dundas et al. since both methods are involved with obtaining data prior

Art Unit: 2188

to being needed and integrating the method of Ukai to Dundas' Pre-execution method would prevent Pre-executed data from being lost before it is put to use by the system. Additionally, Dundas et al. does not teach executing prefetch and other programs in different threads. Ukai discloses processes running at the same time ("Multithreading", Column 1, lines 44-59). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the multiple threads of Ukai et al. with the system of Dundas et al. since doing so would allow the system to execute more than one process at a time, thus, making it more efficient.

Regarding Claims 4-5 and 13, Ukai et al. teaches protecting only prefetched data.

Therefore, it is understood that during normal execution (when prefetching is not occurring) all protection parameters should be cleared, especially once prefetched data is put to use during normal execution. In addition, before prefetching begins again, all protection parameters should be cleared since there should be no prefetched data already stored in the cache.

Regarding Claims 14-15, it is known that prefetching algorithms are implemented reliably in software, therefore, it would be understood if such software implementation would come directly from a specific section in a program. In addition, since some software programs need to be compiled prior to their execution, it is understood that a prefetching algorithm may too come from a compiler.

Regarding Claims 16, 21, and 25, Dundas et al. teaches a technique for improving data cache performance by pre-executing future instructions under a data cache miss ("run-ahead execution", Abstract) which is independent from normal execution of the system. Dundas et al. does not teach setting a protection bit associated with the data that was pre-executed, thus protecting it from eviction prior to its use. Ukai et al. teaches a prefetch method employed in a

Application/Control Number: 09/745,020

Art Unit: 2188

cache system where a cache area with a plurality of lines may load target data ("data to be executed") to an user buffer in the processor ("plurality of registers") in order for the processor to access it (Figure 1). The prefetch method of Ukai suppresses replacement of prefetched data in the cache (through means of protection settings) by other data before the prefetched data is used (Column 2, lines 47-67). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the prefetch method of Ukai et al. with the Preexecution method of Dundas et al. since both methods are involved with obtaining data prior to being needed and integrating the method of Ukai to Dundas' Pre-execution method would prevent Pre-executed data from being lost before it is put to use by the system. Additionally, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify system of Dunadas' in view of Ukai to include more than one cache and more than one processor, so that each cache is related to one processor and so that the pre-execution and protection method could still be applied when more than one processor is present, thus making the methods of this system more versatile and universal to single processor and multiprocessor systems.

Regarding Claims 17 and 18, the protection mechanism disclosed by Ukai et al. includes the function of an identifier since has the ability to indicate if the prefetch (or pre-executed) data that has yet to be used by the processor.

Regarding Claims 19 and 24, caches are known to have cache directories (tag arrays or directory tables), which normally hold detailed metadata information such as address tag information, hit/miss information, and protection bits.

Application/Control Number: 09/745,020

Art Unit: 2188

Regarding Claims 20, 22, and 23, cache controllers are known to use metadata information (such as protection bits) held in cache directories to control the function of the cache.

Regarding Claims 26-28, the Pre-execution and protection method of the invention is described as to work for any cache in any computer system. Therefore, it is understood that such method could be used in an L1 cache, an L2 cache or an on die cache.

4. Claims 2-3, 6-11, and 30-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dundas et al. in view of Ukai et al. and further in view of Petrick et al. (5,920,889).

Regarding Claims 2-3 and 30-31, the combination of Dundas et al. in view of Ukai discloses the invention as set forth by Claim 1 above. The combination of Dundas et al. in view of Ukai et al. does not teach evicting a cache line in order to store the pre-executed (or prefetched) data into the cache. Petrick et al. teaches a prefetch method in which a cache line is evicted from the cache in order to make room for prefetched data (Column 5, lines 46-63). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the eviction policy of Petrick et al. with the invention portrayed by the combination of Dundas et al. and Ukai et al. since adding this policy would ensure that the cache always has room to receive the pre-executed data. In performing this eviction policy within the invention of Dundas et al. in view of Ukai et al. the Pre-execution method would evict a line from the cache, store the Pre-executed data in such cache line, and protected from being prematurely evicted.

Regarding Claims 6, 7, 9, and 10, Dundas et al. teaches a technique for improving data cache performance by pre-executing future instructions under a data cache miss ("run-ahead execution", Abstract). Dundas et al. does not teach setting a protection bit associated with the

Art Unit: 2188

data that was pre-executed, thus protecting it from eviction prior to its use. Ukai et al. teaches a prefetch method which suppresses replacement of prefetched data (through means of protection settings) by other data before the prefetched data is used (Column 2, lines 47-67). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the prefetch method of Ukai et al. with the Pre-execution method of Dundas et al. since both methods are involved with obtaining data prior to being needed and integrating the method of Ukai to Dundas' Pre-execution method would prevent Pre-executed data from being lost before it is put to use by the system. The combination of Dundas et al. in view of Ukai et al. does not teach evicting a cache line in order to store the pre-executed (or prefetched) data into the cache. Petrick et al. teaches a prefetch method in which a cache line is evicted from the cache in order to make room for prefetched data (Column 5, lines 46-63). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the eviction policy of Petrick et al. with the invention portrayed by the combination of Dundas et al. and Ukai et al. since adding this policy would ensure that the cache always has room to receive the pre-executed data. In performing this eviction policy within the invention of Dundas et al. in view of Ukai et al. the Pre-execution method would evict a line from the cache ("victim"), store the Pre-executed data in such cache line, and protect it from being prematurely evicted.

Regarding Claims 8 and 11, Ukai et al. teaches protecting only prefetched data. Therefore, it is understood that during normal execution (when prefetching is not occurring) all protection parameters should be cleared, especially once prefetched data is put to use during normal execution. In addition, before prefetching begins again, all protection parameters should be cleared since there should be no prefetched data already stored in the cache.

Application/Control Number: 09/745,020 Page 7

Art Unit: 2188

Response to Arguments

5. Applicant's arguments filed on January 12th, 2004 regarding claims 1, 6, 12, 16, 21 and 25 have been fully considered but they are not persuasive.

6. In response to Applicant's argument that there is no suggestion to combine the references, the Examiner recognizes that references cannot be arbitrarily combined and that there must be some reason why one skilled in the art would be motivated to make the proposed combination of primary and secondary references. In re Nomiya, 184 USPQ 607 (CCPA 1975). However, there is no requirement that a motivation to make the modification be expressly articulated. The test for combining references is what the combination of disclosures taken as a whole would suggest to one of ordinary skill in the art. In re McLaughlin, 170 USPQ 209 (CCPA 1971), references are evaluated by what they suggest to one versed in the art, rather than by their specific disclosures. In re Bozek, 163 USPQ 545 (CCPA) 1969.

In this case, Dundas et al. discloses the pre-execution method, Ukai et al. discloses a method of protecting prefetched data, and Petrick discloses a method of evicting data from a cache in order to make room for newly prefetched data. In combining these references, the method of Ukai can be applied to the pre-execution data of Dundas thus allowing the system to protect the pre-executed data, additionally, the method Petrick can be applied to the combination of Dundas and Ukai in order to allow the system to make room for more pre-execution data by evicting previously pre-executed data that no longer needs to be kept. Additionally, although Dundas does not specifically recognize "loosing pre-executed data prior to its use" or "running out of room in the cache for more pre-executed data" these are issues that are well known in the art when it comes to caching systems.

Application/Control Number: 09/745,020 Page 8

Art Unit: 2188

7. In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See In re McLaughlin, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Conclusion

8. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Inoa whose telephone number is (703) 305-7850. The examiner can normally be reached on M-F 7:00am - 4:30pm.

Art Unit: 2188

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Midys Inoa Examiner

 \mathbf{MI}

Mano Radmanashan 3/18/04 Mano Admanashan Superisory lations Edaminer TCZION